ELECTRICAL AND COMPUTER ENGINEERING

Organization name
ELECTRICAL AND COMPUTER ENGINEERING


Results 1561-1580 of 15308 (Search time: 0.008 seconds).

Issue DateTitleAuthor(s)
15611992Subband current in resonant tunneling diodeSheng, H. ; Sinkkonen, J.
156219-Jul-2019Sub-Picosecond Carrier Dynamics Induced by Efficient Charge Transfer in MoTe2/WTe2 van der Waals HeterostructuresKyusup Lee ; Jie Li; Liang Cheng; Junyong Wang ; Dushyant Kumar ; Qisheng Wang ; Mengji Chen; Yang Wu ; Goki Eda ; Elbert E. M. Chia; Haixin Chang; Hyunsoo Yang 
156326-Nov-2020Sub-nW Microcontroller with Dual-Mode Logic and Self-startup for Battery-Indifferent Sensor NodesLIN LONGYANG ; SAURABH JAIN ; ALIOTO,MASSIMO BRUNO 
1564Mar-2006Sub-nanosecond pulse-forming network on SiGe BiCMOS for UWB communicationsTan, A.E.-C.; Chia, M.Y.-W. ; Leong, S.-W.
15651-Oct-2007Sub-micron surface patterning by laser irradiation through microlens arraysLim, C.S. ; Hong, M.H. ; Lin, Y. ; Chen, G.X. ; Senthil Kumar, A. ; Rahman, M. ; Tan, L.S. ; Fuh, J.Y.H. ; Lim, G.C.
1566Aug-2006Sub-mA single ended CMOS low noise amplifier with 2.41 dB noise figureRana, R.S.; Liang, Z.; Garg, H.K. 
15672012Sub-Gaussian model based LDPC decoder for SαS noise channelsTopor, I. ; Chitre, M. ; Motani, M. 
15682008Sub-femto-farad capacitance-voltage characteristics of single channel gate-all-around nano wire transistors for electrical characterization of carrier transportZhao, H.; Rustagi, S.C.; Singh, N.; Ma, F.-J. ; Samudra, G.S. ; Budhaaraju, K.D.; Manhas, S.K.; Tung, C.H.; Lo, G.Q.; Baccarani, G.; Kwong, D.L.
9May-2002Sub-50 nm nanopatterning of metallic layers by green pulsed laser combined with atomic force microscopyHuang, S.M.; Hong, M.H. ; Luk'yanchuk, B.S.; Lu, Y.F. ; Song, W.D. ; Chong, T.C. 
102013Sub-400 °C Si2H6 passivation, HfO2 gate dielectric, and single TaN metal gate: A common gate stack technology for In0.7Ga0.3As and Ge1-xSnx CMOSGong, X.; Han, G. ; Liu, B.; Wang, L.; Wang, W.; Yang, Y.; Kong, E.Y.-J.; Su, S.; Xue, C.; Cheng, B.; Yeo, Y.-C. 
1124-Apr-2007Sub-30nm strained p-channel fin-type field-effect transistors with condensed SiGe source/drain stressorsTan, K.-M.; Liow, T.-Y.; Lee, R.T.P. ; Chui, K.-J.; Tung, C.-H.; Balasubramanian, N.; Samudra, G.S. ; Yoo, W.-J. ; Yeo, Y.-C. 
12Feb-2005Sub-30 nm lithography with near-field scanning optical microscope combined with femtosecond laserLin, Y. ; Hong, M.H. ; Wang, W.J.; Law, Y.Z.; Chong, T.C. 
132007Sub-30 nm FinFETs with schottky-barrier source/drain featuring complementary metal silicides and fully-silicided gate for P-FinFETsLee, R.T.P. ; Tan, K.-M.; Liow, T.-Y.; Lim, A.E.-J.; Lo, G.-Q.; Samudra', G.S. ; Chi, D.-Z.; Yeo, Y.-C. 
1412-Jun-2022Sub-10nm Ultra-thin ZnO Channel FET with Record-High 561 µA/µm ION at VDS 1V, High µ-84 cm2/V-s and1T-1RRAM Memory Cell Demonstration Memory Implications for Energy-Efficient Deep-Learning ComputingUmesh Chand ; Mohamed M Sabry Aly; Manohar Lal ; Chen Chun-Kuei; Sonu Hooda; Shih-Hao Tsai; Zihang Fang; Hasita Veluri; Aaron Voon-Yew Thean 
15Jul-2004Sub-100-nm current-perpendicular-to-plane sensor fabricationZheng, Y.K.; Li, K.B.; Qiu, J.J.; Han, G.C.; Guo, Z.B.; Zong, B.Y.; An, L.H.; Luo, P.; Liu, Z.Y.; Wu, Y.H. 
16Mar-2008Sub-100 nanometer channel length Ge/Si nanowire transistors with potential for 2 THz switching speedHu, Y.; Xiang, J.; Liang, G. ; Yan, H.; Lieber, C.M.
172020Sub-10 nm Scalability of Junctionless FETs Using a Ground Plane in High-K BOX: A Simulation StudyJain, A.K. ; Kumar, M.J.
18Aug-2007Sub-0.1-eV effective Schottky-barrier height for NiSi on n-type Si (100) using antimony segregationWong, H.-S.; Chan, L.; Samudra, G. ; Yeo, Y.-C. 
192007Sub 50nm strained n-FETs formed on silicon-germanium-on-insulator substrates and the integration of silicon source/drain stressorsWang, G.H.; Toh, E.-H.; Hoe, K.-M.; Tripathy, S.; Lo, G.-Q.; Samudra, G. ; Yeo, Y.-C. 
202017Study on trapping effects in AlGaN/GaN-on-Si devices with vertical interconnect structuresChang, T.-F; Chang, C.-Y; Huang, C.-F; Liang, Y.C ; Samudra, G.S ; Lin, R.-M