1. ScholarBank@NUS

Samudra,Ganesh S

rp00141

Collaboration Map View Statistics Email Alert RSS Feed

Profile

Full Name
Samudra,Ganesh S
Variants
Samudra, G.G.
SAMUDRA, GANESH SHANKAR
Samudra', G.S.
Samudra, Ganesh S.
Samudra, Ganesh Shankar
Shankar Samudra, Ganesh
Samudra, G.S.
Samudra, Ganesh
Samudra, G.
 
Main Affiliation
 
Faculty
 
Email
eleshanr@nus.edu.sg
 

Publications

Refined By:
Author:  Samudra, G.
Department:  ELECTRICAL AND COMPUTER ENGINEERING
Type:  Conference Paper

Results 1-20 of 116 (Search time: 0.005 seconds).

Issue DateTitleAuthor(s)
120085 nm gate length nanowire-FETs and planar UTB-FETs with pure germanium source/drain stressors and laser-free Melt-Enhanced Dopant (MeltED) diffusion and activation techniqueLiow, T.-Y.; Tan, K.-M.; Lee, R.T.P. ; Zhu, M. ; Tan, B.L.-H.; Samudra, G.S. ; Balasubramanian, N.; Yeo, Y.-C. 
2200650 nm silicon-on-insulator N-MOSFET featuring multiple stressors: Silicon-carbon source/drain regions and tensile stress silicon nitride linerAng, K.-W.; Chui, K.-J.; Chin, H.-C.; Foo, Y.-L.; Du, A.; Deng, W.; Li, M.-F. ; Samudra, G. ; Balasubramanian, N.; Yeo, Y.-C. 
32006A CMOS compatible smart power synchronous rectifierLim, C.Y.; Liang, Y.C. ; Samudra, G.S. ; Balasubramanian, N.
42008A complementary-I-MOS technology featuring SiGe channel and I-region for enhancement of impact-ionization, breakdown voltage, and performanceToh, E.-H.; Wang, G.H.; Chan, L.; Lo, G.-Q.; Sylvester, D.; Heng, C.-H. ; Samudra, G. ; Yeo, Y.-C. 
52010A computational study on the device performance of graphene nanoribbon heterojunction tunneling FETs based on bandgap engineeringLam, K.-T.; Da, H. ; Chin, S.-K.; Samudra, G. ; Yeo, Y.-C. ; Liang, G. 
6Oct-2003A new approach for eliminating unwanted patterns in attenuated phase shift masksMukherjee-Roy, M.; Singh, N.; Mehta, S.S.; Samudra, G.S. 
72007A new liner stressor with very high intrinsic stress (> 6 GPa) and low permittivity comprising diamond-like carbon (DLC) for strained p-channel transistorsTan, K.-M.; Zhu, M. ; Fang, W.-W.; Yang, M.; Liow, T.-Y.; Lee, R.T.P. ; Hoe, K.M.; Tung, C.-H.; Balasubramanian, N.; Samudra, G.S. ; Yeo, Y.-C. 
82009A new robust non-local algorithm for band-to-band tunneling simulation and its application to tunnel-FETShen, C.; Yang, L.T.; Toh, E.-H.; Heng, C.-H. ; Samudra, G.S. ; Yeo, Y.-C. 
92008A new salicidation process with solid Antimony (Sb) segregation (SSbS) for achieving sub-0.1 eV effective schottky barrier height and parasitic series resistance reduction in N-channel transistorsWong, H.-S.; Koh, A.T.-Y.; Chin, H.-C.; Lee, R.T.-P. ; Chan, L.; Samudra, G. ; Yeo, Y.-C. 
102008A new source/drain germanium-enrichment process comprising Ge deposition and laser-induced local melting and recrystallization for P-FET performance enhancementLiu, F.; Wong, H.-S.; Ang, K.-W.; Zhu, M. ; Wang, X.; Lai, D.M.-Y.; Lim, P.-C.; Tan, B.L.H.; Tripathy, S.; Oh, S.-A.; Samudra, G.S. ; Balasubramanian, N.; Yeo, Y.-C. 
112004A new surface rounding technique for deep submicron CMOS transistorTat, C.Y.; Goh, W.L.; Shenp, A.D.; Meng, T.K.; Samudra, G.S. ; Hung, C.L.
122005A novel CMOS compatible L-shaped impact-ionization MOS (LI-MOS) transistorToh, E.-H.; Wang, G.H.; Lo, G.-Q.; Balasubramanian, N.; Tung, C.-H.; Benistant, F.; Chan, L.; Samudra, G. ; Yeo, Y.-C. 
132007A strained N-channel impact-ionization MOS (I-MOS) transistor with elevated silicon-carbon source/drain for performance enhancementToh, E.-H.; Wang, G.H.; Lo, G.-Q.; Choy, S.-F.; Chan, L.; Samudra, G. ; Yeo, Y.-C. 
141-Sep-2012Advanced modeling of the effective minority carrier lifetime of passivated crystalline silicon wafersMa, F.-J. ; Samudra, G.G. ; Peters, M.; Aberle, A.G. ; Werner, F.; Schmidt, J.; Hoex, B. 
152013AlGaN/GaN power HEMT devices for future energy conversion applicationsLiang, Y.C. ; Samudra, G.S. ; Huang, H.; Huang, C.-F.; Chang, T.-F.
161999An accurate delay model for BiCMOS logic gatesSamudra, G. ; Zhao, B.
172008An enabling device technology for future superjunction power integrated circuitsChen, Y.; Liang, Y.C. ; Samudra, G.S. ; Buddharaju, K.D.; Feng, H.
182006An FPGA based digital control design for high-frequency DC-DC convertersSingh, R.P.; Khambadkone, A.M. ; Samudra, G.S. ; Liang, Y.C. 
192013Analytical modelling of high temperature characteristics on the DC responses for Schottky-gate AlGaN/GaN HEMT devicesWang, Y.-H.; Liang, Y.C. ; Samudra, G.S. ; Chang, T.-F.; Huang, C.-F.; Yuan, L.; Lo, G.-Q.
202008Band edge NMOS work function for nickel fully-silicided (FUSI) gate obtained by the insertion of novel Y-, Tb-, and Yb-based interlayersLim, A.E.-J.; Lee, R.T.P. ; Wang, X.P.; Hwang, W.S.; Tung, C.-H.; Lai, D.M.Y.; Samudra, G. ; Kwong, D.-L.; Yeo, Y.-C.