1. ScholarBank@NUS

Samudra,Ganesh S

rp00141

Collaboration Map View Statistics Email Alert RSS Feed

Profile

Full Name
Samudra,Ganesh S
Variants
Samudra, G.G.
SAMUDRA, GANESH SHANKAR
Samudra', G.S.
Samudra, Ganesh S.
Samudra, Ganesh Shankar
Shankar Samudra, Ganesh
Samudra, G.S.
Samudra, Ganesh
Samudra, G.
 
Main Affiliation
 
Faculty
 
Email
eleshanr@nus.edu.sg
 

Publications

Refined By:
Author:  Samudra, G.
Department:  ELECTRICAL AND COMPUTER ENGINEERING
Date Issued:  [1992 TO 1999]

Results 1-20 of 28 (Search time: 0.004 seconds).

Issue DateTitleAuthor(s)
1Aug-1997A new modeling technique for mixed-mode simulation of CMOS circuitsSamudra, G. ; Lee, T.K.
21999An accurate delay model for BiCMOS logic gatesSamudra, G. ; Zhao, B.
31992CAD/CAE in semiconductor fabrication: An integrated approachArora, V.K. ; Samudra, G. 
41998Design of integrated current sensor for lateral IGBT power devicesLiang, Y.C. ; Samudra, G.S. ; Hor, V.S.S.
5May-1996Determination of LDD MOSFET drain resistance from device simulationSamudra, G.S. ; Seah, B.P.; Ling, C.H. 
61992High-field electron transport for ellipsoidal multivalley band structure of siliconSamudra, G. ; Chua, S.J. ; Ghatak, A.K.; Arora, V.K. 
71992High-field electron transport for ellipsoidal multivalley band structure of siliconSamudra, G. ; Chua, S.J. ; Ghatak, A.K.; Arora, V.K. 
8May-1995Measurement and simulation of hot carrier degradation in PMOSFET by gate capacitanceLing, C.H. ; Seah, B.P.; Samudra, Ganesh S. ; Gan, Chock H.
91-Feb-1996MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuitsSamudra, G. ; Lee, T.K.
101-Feb-1996MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuitsSamudra, G. ; Lee, T.K.
111994New clustering method based on general connectivityZhuang, Wenjun ; Ching Lim, Yong ; Samudra, Ganesh ; Yan, Neng
121994Numerical simulation of backgating suppression in high electron mobility transistors (HEMTs) with a low temperature molecular beam epitaxy (MBE)-grown gallium arsenide buffer layer between the substrate and active layersTan, Leng Seow ; Lau, Wai Shing ; Samudra, Ganesh Shankar ; Lee, Kin Man; Ang, Boon Yong
131994Numerical simulation of backgating suppression in high electron mobility transistors (HEMTs) with a low temperature molecular beam epitaxy (MBE)-grown gallium arsenide buffer layer between the substrate and active layersTan, Leng Seow ; Lau, Wai Shing ; Samudra, Ganesh Shankar ; Lee, Kin Man; Ang, Boon Yong
141999Performance spread optimization of MOS VLSI circuit by statistical parameter designChen, H.M.; Samudra, G.S. ; Chan, D.S.H. ; Ibrahim, Y. 
15May-1994Role of velocity saturation in the switching delay of an R-C loaded inverterSamudra, Ganesh ; Yong, Alan; Lee, Teng Kiat; Arora, Vijay K. 
161-Apr-1999Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect TransistorSamudra, G. ; Rajendran, K. 
171-Apr-1999Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect TransistorSamudra, G. ; Rajendran, K. 
18Aug-1994Set of analytic formulas for capacitance of VLSI interconnects of trapezium shapeShankar Samudra, Ganesh ; Lee, Hsio Lin
19Aug-1994Set of analytic formulas for capacitance of VLSI interconnects of trapezium shapeShankar Samudra, Ganesh ; Lee, Hsio Lin
201999Simulation of 0.1μm hot carrier effect suppressed grooved gate MOSFETSreelal, S.; Lau, C.K.; Samudra, G.S.