Please use this identifier to cite or link to this item:
Title: Schottky-barrier si nanowire mosfet: Effects of source/drain metals and gate dielectrics
Authors: Yang, W.
Whang, S. 
Lee, S. 
Zhu, H.
Gu, H.
Cho, B. 
Issue Date: 2007
Citation: Yang, W.,Whang, S.,Lee, S.,Zhu, H.,Gu, H.,Cho, B. (2007). Schottky-barrier si nanowire mosfet: Effects of source/drain metals and gate dielectrics. Materials Research Society Symposium Proceedings 1017 : 133-138. ScholarBank@NUS Repository.
Abstract: We fabricated and studied the performance of Schottky-Barrier Si nanowire FETs (SiNW FET) by using Vapor-liquid-solid (VLS) grown Au-catalyzed SiNWs (20 nm). These devices were formed on various gate dielectrics (Hf02 or A1203) with different metal Source and Drain (S/D) regions (Pd, Ni). P-type behavior was observed and high Ion/Iof ratio (-10-5) was achieved from undoped SiNW FETs. Besides, no ambipolar transportation was observed in our devices performance. This is possibly due to the small schottky barrier height for hole carriers at Source sides formed by high work-function metal. Furthermore, low subthreshold slope as 68mV/decade was obtained from SiNW FETs integrated with Ni S/D and A1203 High-K gate dielectric. © 2007 Materials Research Society.
Source Title: Materials Research Society Symposium Proceedings
ISBN: 9781605604237
ISSN: 02729172
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

Page view(s)

checked on May 3, 2021

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.