Please use this identifier to cite or link to this item:
|Title:||Warpage Detection during Baking of Semiconductor substrate in Microlithography||Authors:||Ho, W.K.
|Issue Date:||2003||Citation:||Ho, W.K.,Tay, A.,Lim, K.W.,Zhou, Y.,Yang, K. (2003). Warpage Detection during Baking of Semiconductor substrate in Microlithography. IECON Proceedings (Industrial Electronics Conference) 3 : 2271-2276. ScholarBank@NUS Repository.||Abstract:||Wafer warpage is common in microelectronics processing. Warped wafers can affect device performance, reliability and linewidth control in various processing steps. We proposed in this paper an in-situ fault detection technique for wafer warpage in microlithography. Early detection will minimize cost and processing time. Based on first principle thermal modeling, we are able to detect warpage fault from available temperature measurements. Experimental results demonstrate the feasibility of the approach. The proposed approach is applicable to other semiconductor substrates.||Source Title:||IECON Proceedings (Industrial Electronics Conference)||URI:||http://scholarbank.nus.edu.sg/handle/10635/72180|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on May 22, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.