Please use this identifier to cite or link to this item:
|Title:||On the time-dependent degradation of LDD n-MOSFETs under hot-carrier stress||Authors:||Ang, D.S.
|Issue Date:||Sep-1999||Citation:||Ang, D.S., Ling, C.H. (1999-09). On the time-dependent degradation of LDD n-MOSFETs under hot-carrier stress. Microelectronics Reliability 39 (9) : 1311-1322. ScholarBank@NUS Repository. https://doi.org/10.1016/S0026-2714(99)00053-0||Abstract:||A unified model for hot-carrier-induced degradation in LDD n-MOSFETs is presented. A novel oxide spacer charge pumping method enables interface trap generation in the spacer and overlap/channel regions to be distinctly separated. An excellent correlation between trap generation in the spacer region and linear drain current degradation at high gate voltage is observed. Moreover, trap generation in the overlap/channel region is found to correlate well with linear drain current degradation at low gate voltage. The results point unambiguously to a two-mechanism degradation model involving drain resistance increase by trap generation in the spacer region, and carrier mobility reduction by trap generation in the overlap/channel region. The combined effect of a time-independent lateral electron temperature profile and a finite density of interface trap precursors within the LDD region leads to a self-limiting degradation behavior. This insight forms the basis of a time-dependent trap generation model, which indicates the existence of a single degradation curve. The fact that the degradation curves at different stress drain voltages fall onto a time-scaled version of the single degradation curve provides strong support for the model. This also offers a straightforward and yet accurate means by which the hot-carrier lifetime corresponding to a specific failure criterion may be extracted. Finally, a power-law relationship between hot-carrier lifetime and substrate current is also observed for the LDD devices, thus preserving the physical essence based on which earlier lifetime models for conventional drain devices are established.||Source Title:||Microelectronics Reliability||URI:||http://scholarbank.nus.edu.sg/handle/10635/62541||ISSN:||00262714||DOI:||10.1016/S0026-2714(99)00053-0|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Nov 19, 2019
WEB OF SCIENCETM
checked on Nov 19, 2019
checked on Oct 27, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.