PID tuning for dominant poles and phase margin

Abstract

A simple PID tuning method for dominant pole placement and phase margin specification is proposed in this paper. Time domain specifications as settling time and percentage overshoot are represented by a pair of dominant poles, which is combined with phase margin specification to achieve closed-loop stability and robustness. A graphical method is developed to determine PID settings to meet these specifications simultaneously. An example is given for illustration.