Please use this identifier to cite or link to this item: https://doi.org/10.1109/ICECS46596.2019.8964789
Title: Fully-Synthesizable Current-Input ADCs for Ultra-Low Area and Minimal Design Effort
Authors: ORAZIO AIELLO 
Paolo Crovetti
AYUSHPARTH SHARMA 
ALIOTO,MASSIMO BRUNO 
Keywords: Fully-synthesizable
standard cell-based
Analog-to- Digital Converter
Current sensing
low design effort
low area
Issue Date: 23-Jan-2020
Publisher: IEEE
Citation: ORAZIO AIELLO, Paolo Crovetti, AYUSHPARTH SHARMA, ALIOTO,MASSIMO BRUNO (2020-01-23). Fully-Synthesizable Current-Input ADCs for Ultra-Low Area and Minimal Design Effort. 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS). ScholarBank@NUS Repository. https://doi.org/10.1109/ICECS46596.2019.8964789
Rights: CC0 1.0 Universal
Abstract: A fully synthesizable ADC architecture is proposed for low-end current sensing applications. Being based on standard cells and designed with a fully-automated flow, the proposed ADC allows very low area, digital-like scaling across CMOS technology generations, technology and design portability, minimal design effort, and immersed-in logic design (i.e., low integration effort), compared to traditional analogintensive designs. In addition, it allows direct current readout without requiring a transresistance stage. Testchip measurements show a 5-nA to 1-μA input range, 6.7-bit ENOB and 2.2-kS/s sample rate, at 940-nW power and 4,580-μm2 area. To the best of the authors’ knowledge, this testchip is the first demonstration of a fully-synthesizable inputcurrent ADC. Along with the analysis of the specific limitations of the presented demonstration, this work aims to pave the way for a new class of current-input ADCs that can be designed and integrated with logic within hours, and occupy a silicon area in the order of 10kgates.
Source Title: 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)
URI: https://scholarbank.nus.edu.sg/handle/10635/189170
DOI: 10.1109/ICECS46596.2019.8964789
Rights: CC0 1.0 Universal
Appears in Collections:Staff Publications
Staff Publications
Elements

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
Fully-Synthesizable Current-Input ADCs for Ultra-Low Area and Minimal Design Effort.pdf752.43 kBAdobe PDF

OPEN

Post-print Available on 23-01-2022

Google ScholarTM

Check

Altmetric


This item is licensed under a Creative Commons License Creative Commons