Please use this identifier to cite or link to this item:
|Title:||A low overhead fault tolerant FPGA with new connection box||Authors:||Wong, F.
|Issue Date:||2008||Citation:||Wong, F.,Ha, Y. (2008). A low overhead fault tolerant FPGA with new connection box. Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL : 643-646. ScholarBank@NUS Repository. https://doi.org/10.1109/FPL.2008.4630029||Abstract:||- With the increasing process variations in advanced semiconductor technologies, fault tolerance has become one of several essential issues in building Field Programmable Gate Arrays (FPGAs). Unfortunately, there has been much less fault tolerance work previously done on FPGA interconnects, which take up to 90% of an FPGA device, than on its logic blocks. In view of this, we develop a low overhead connection block architecture, which improves the fault tolerance of FPGA interconnects. By testing 10 MCNC benchmarks on the new architecture, FPGA fault tolerance reaches levels comparable to adding 2 extra wire tracks per channel, with the average timing overhead below 2.5% and the area overheads of only 2.5%-4%. ©2008 IEEE.||Source Title:||Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL||URI:||http://scholarbank.nus.edu.sg/handle/10635/68854||ISBN:||9781424419616||DOI:||10.1109/FPL.2008.4630029|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Jun 16, 2019
checked on Jun 14, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.