Please use this identifier to cite or link to this item:
Title: A DSP-based video compression test-bed
Authors: Kassim, A.A. 
Fong, F.K.
Chua, K.S.
Rangananth, S. 
Keywords: H.261 standard
Video compression
Issue Date: May-1997
Citation: Kassim, A.A.,Fong, F.K.,Chua, K.S.,Rangananth, S. (1997-05). A DSP-based video compression test-bed. Microprocessors and Microsystems 20 (9) : 541-551. ScholarBank@NUS Repository.
Abstract: This paper presents a DSP-based video compression system that was developed to serve as a platform for the testing and implementation of different video compression algorithms. The system consists of three main functional units; the video encoder, the video decoder and the audio codec processor. Each functional unit consists of a Texas Instruments TMS320C30 digital signal processor. A complete implementation of the H.261 video communications standard on the system is also presented. © 1997 Elsevier Science B.V.
Source Title: Microprocessors and Microsystems
ISSN: 01419331
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

Page view(s)

checked on Jun 22, 2019

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.