Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/54094
DC Field | Value | |
---|---|---|
dc.title | A DSP-based video compression test-bed | |
dc.contributor.author | Kassim, A.A. | |
dc.contributor.author | Fong, F.K. | |
dc.contributor.author | Chua, K.S. | |
dc.contributor.author | Rangananth, S. | |
dc.date.accessioned | 2014-06-16T09:26:57Z | |
dc.date.available | 2014-06-16T09:26:57Z | |
dc.date.issued | 1997-05 | |
dc.identifier.citation | Kassim, A.A.,Fong, F.K.,Chua, K.S.,Rangananth, S. (1997-05). A DSP-based video compression test-bed. Microprocessors and Microsystems 20 (9) : 541-551. ScholarBank@NUS Repository. | |
dc.identifier.issn | 01419331 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/54094 | |
dc.description.abstract | This paper presents a DSP-based video compression system that was developed to serve as a platform for the testing and implementation of different video compression algorithms. The system consists of three main functional units; the video encoder, the video decoder and the audio codec processor. Each functional unit consists of a Texas Instruments TMS320C30 digital signal processor. A complete implementation of the H.261 video communications standard on the system is also presented. © 1997 Elsevier Science B.V. | |
dc.source | Scopus | |
dc.subject | H.261 standard | |
dc.subject | TMS320C30 | |
dc.subject | Video compression | |
dc.type | Article | |
dc.contributor.department | ELECTRICAL ENGINEERING | |
dc.description.sourcetitle | Microprocessors and Microsystems | |
dc.description.volume | 20 | |
dc.description.issue | 9 | |
dc.description.page | 541-551 | |
dc.description.coden | MIMID | |
dc.identifier.isiut | NOT_IN_WOS | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.