1. ScholarBank@NUS

Liu Yang

rp10460

Collaboration Map View Statistics Email Alert RSS Feed

Profile

Full Name
Liu Yang
(not current staff)
Variants
Liu, Y.
 
Main Affiliation
 
Faculty
 
Email
dcsliuya@nus.edu.sg
 
Other emails
 

Publications

Refined By:
Author:  Jin, S.D.
Author:  Sun, J.

Results 1-14 of 14 (Search time: 0.005 seconds).

Issue DateTitleAuthor(s)
12008An analyzer for extended compositional process algebrasLiu, Y. ; Sun, J. ; Dong, J.S. 
22008Bounded model checking of compositional processesSun, J. ; Liu, Y. ; Dong, J.S. ; Sun, J.
32008Compositional encoding for bounded model checkingSun, J. ; Liu, Y. ; Dong, J.S. ; Sun, J.
42010Developing model checkers using PATLiu, Y. ; Sun, J. ; Dong, J.S. 
52009Fair model checking with process counter abstractionSun, J. ; Liu, Y. ; Roychoudhury, A. ; Liu, S. ; Dong, J.S. 
62009Formal verification of scalable nonzero indicatorsZhang, S.J.; Liu, Y. ; Sun, J. ; Dong, J.S. ; Chen, W.; Liu, Y.A.
72009Integrating specification and programs for system modeling and verificationSun, J. ; Liu, Y. ; Jin, S.D. ; Chen, C. 
82008Model checking CSP revisited: Introducing a process analysis toolkitSun, J. ; Liu, Y. ; Dong, J.S. 
92009PAT: Towards flexible verification under fairnessSun, J. ; Liu, Y. ; Dong, J.S. ; Pang, J.
102009Scalable multi-core model checking fairness enhanced systemsLiu, Y. ; Sun, J. ; Dong, J.S. 
112010SpecDiff: Debugging formal specificationsXing, Z. ; Sun, J. ; Liu, Y. ; Dong, J.S. 
122008Specifying and verifying event-based fairness enhanced systemsSun, J. ; Liu, Y. ; Dong, J.S. ; Wang, H.H.
132006Verification of computation Orchestration via timed automataDong, J.S. ; Liu, Y. ; Sun, J. ; Zhang, X.
142009Verifying stateful timed CSP using implicit clocks and zone abstractionSun, J. ; Liu, Y. ; Dong, J.S. ; Zhang, X.