Please use this identifier to cite or link to this item:
https://doi.org/10.1109/ICSICT.2008.4734673
DC Field | Value | |
---|---|---|
dc.title | A novel floating gate engineering technique for improved data retention of flash memory devices | |
dc.contributor.author | Pu, J. | |
dc.contributor.author | Chan, D.S.H. | |
dc.contributor.author | Cho, B.J. | |
dc.date.accessioned | 2014-10-07T04:40:46Z | |
dc.date.available | 2014-10-07T04:40:46Z | |
dc.date.issued | 2008 | |
dc.identifier.citation | Pu, J., Chan, D.S.H., Cho, B.J. (2008). A novel floating gate engineering technique for improved data retention of flash memory devices. International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT : 839-842. ScholarBank@NUS Repository. https://doi.org/10.1109/ICSICT.2008.4734673 | |
dc.identifier.isbn | 9781424421855 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/83398 | |
dc.description.abstract | We propose one novel approach on engineering floating gate (FG) of Flash memory cell: carbon incorporation into polysilicon FG. This technique demonstrated improvement in retention and larger program/erase Vth window, especially for smaller capacitance coupling ratio cell which is important for future scaled Flash memory cells. © 2008 IEEE. | |
dc.description.uri | http://libproxy1.nus.edu.sg/login?url=http://dx.doi.org/10.1109/ICSICT.2008.4734673 | |
dc.source | Scopus | |
dc.type | Conference Paper | |
dc.contributor.department | ELECTRICAL & COMPUTER ENGINEERING | |
dc.description.doi | 10.1109/ICSICT.2008.4734673 | |
dc.description.sourcetitle | International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT | |
dc.description.page | 839-842 | |
dc.identifier.isiut | 000265971001055 | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.