Please use this identifier to cite or link to this item: https://doi.org/10.1109/IEDM.2008.4796700
DC FieldValue
dc.titleA new silane-ammonia surface passivation technology for realizing inversion-type surface-channel aAs N-MOSFET with 160 nm gate length and high-quality metal-gate/high-k dielectric stack
dc.contributor.authorChin, H.-C.
dc.contributor.authorZhu, M.
dc.contributor.authorLee, Z.-C.
dc.contributor.authorLiu, X.
dc.contributor.authorTan, K.-M.
dc.contributor.authorLee, H.K.
dc.contributor.authorShi, L.
dc.contributor.authorTang, L.-J.
dc.contributor.authorTung, C.-H.
dc.contributor.authorLo, G.-Q.
dc.contributor.authorTan, L.-S.
dc.contributor.authorYeo, Y.-C.
dc.date.accessioned2014-10-07T04:40:41Z
dc.date.available2014-10-07T04:40:41Z
dc.date.issued2008
dc.identifier.citationChin, H.-C.,Zhu, M.,Lee, Z.-C.,Liu, X.,Tan, K.-M.,Lee, H.K.,Shi, L.,Tang, L.-J.,Tung, C.-H.,Lo, G.-Q.,Tan, L.-S.,Yeo, Y.-C. (2008). A new silane-ammonia surface passivation technology for realizing inversion-type surface-channel aAs N-MOSFET with 160 nm gate length and high-quality metal-gate/high-k dielectric stack. Technical Digest - International Electron Devices Meeting, IEDM : -. ScholarBank@NUS Repository. <a href="https://doi.org/10.1109/IEDM.2008.4796700" target="_blank">https://doi.org/10.1109/IEDM.2008.4796700</a>
dc.identifier.isbn9781424423781
dc.identifier.issn01631918
dc.identifier.urihttp://scholarbank.nus.edu.sg/handle/10635/83389
dc.description.abstractWe report a novel surface passivation technology employing a silane-ammonia gas mixture to realize very high quality high-k gate dielectric on GaAs. This technology eliminates the poor quality native oxide while forming an ultrathin silicon oxynitride (SiOxNy) interfacial passivation layer between the high-k dielectric and the GaAs surface. Interface state density Dit of about 1 x 1011 eV-1cm-2 was achieved, which is the lowest reported value for a high-k dielectric formed on GaAs by CVD, ALD, or PVD techniques. This enables the formation of high quality gate stack on GaAs for high performance CMOS applications. We also realized the smallest reported (160 nm gate length) inversion-type enhancement-mode surface channel GaAs MOSFET. The surface-channel GaAs MOSFETs in this work has demonstrated one of the highest peak electron mobility of ∼2100 cm 2/Vs. The lowest reported subthreshold swing (∼100 mV/decade) for surface-channel GaAs MOSFETs was also achieved for devices with longer gate length. Extensive bias-temperature instability (BTI) characterization was performed to evaluate the reliability of the gate stack.
dc.description.urihttp://libproxy1.nus.edu.sg/login?url=http://dx.doi.org/10.1109/IEDM.2008.4796700
dc.sourceScopus
dc.typeConference Paper
dc.contributor.departmentDATA STORAGE INSTITUTE
dc.contributor.departmentINSTITUTE OF MICROELECTRONICS
dc.contributor.departmentELECTRICAL & COMPUTER ENGINEERING
dc.description.doi10.1109/IEDM.2008.4796700
dc.description.sourcetitleTechnical Digest - International Electron Devices Meeting, IEDM
dc.description.page-
dc.description.codenTDIMD
dc.identifier.isiutNOT_IN_WOS
Appears in Collections:Staff Publications

Show simple item record
Files in This Item:
There are no files associated with this item.

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.