Please use this identifier to cite or link to this item: https://doi.org/10.1109/16.381990
DC FieldValue
dc.titleMeasurement and simulation of hot carrier degradation in PMOSFET by gate capacitance
dc.contributor.authorLing, C.H.
dc.contributor.authorSeah, B.P.
dc.contributor.authorSamudra, Ganesh S.
dc.contributor.authorGan, Chock H.
dc.date.accessioned2014-10-07T03:00:25Z
dc.date.available2014-10-07T03:00:25Z
dc.date.issued1995-05
dc.identifier.citationLing, C.H., Seah, B.P., Samudra, Ganesh S., Gan, Chock H. (1995-05). Measurement and simulation of hot carrier degradation in PMOSFET by gate capacitance. IEEE Transactions on Electron Devices 42 (5) : 928-934. ScholarBank@NUS Repository. https://doi.org/10.1109/16.381990
dc.identifier.issn00189383
dc.identifier.urihttp://scholarbank.nus.edu.sg/handle/10635/80705
dc.description.abstractHot carrier degradation in 0.8 μm channel length LDD p-channel MOS transistors is measured from gate capacitance before and after stress. Gate capacitance for the unstressed junction decreases, but that for the stressed junction it increases, after stress. The capacitance change is attributed to the trapping of electrons and the generation of interface traps at the Si-SiO2 interface. The effects are modeled by introducing a spatially uniform fixed charge of electrons Qn and Gaussian distributions (in energy) of both donor and acceptor interface traps Dit(E), centered at (Etd - Ev) = 0.25 eV and (Ec - Eta) = 0.3 eV respectively, at the Si-SiO2 interface. Simulation is carried out on the two dimensional device simulator MEDICI, based on device geometry and doping profile generated by TSUPREM-4 process simulator. Simulated results using Qn = -1 × 1012 cm-2 and Nit d = 0.25 × 1012 cm-2, Nit a = 1.0 × 1012 cm-2 for total donor and acceptor interface traps, are in excellent agreement with measurement. Logarithmic time degradation is observed from measurement of the increase in the overlap capacitance at zero gate bias. Time evolution of the degradation is simulated and demonstrated to be related to the uniform spatial growth of the damaged region at the interface near the drain junction.
dc.description.urihttp://libproxy1.nus.edu.sg/login?url=http://dx.doi.org/10.1109/16.381990
dc.sourceScopus
dc.typeArticle
dc.contributor.departmentELECTRICAL ENGINEERING
dc.description.doi10.1109/16.381990
dc.description.sourcetitleIEEE Transactions on Electron Devices
dc.description.volume42
dc.description.issue5
dc.description.page928-934
dc.description.codenIETDA
dc.identifier.isiutA1995QU42700020
Appears in Collections:Staff Publications

Show simple item record
Files in This Item:
There are no files associated with this item.

SCOPUSTM   
Citations

7
checked on Dec 9, 2019

WEB OF SCIENCETM
Citations

7
checked on Dec 9, 2019

Page view(s)

44
checked on Dec 15, 2019

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.