Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/80330
DC Field | Value | |
---|---|---|
dc.title | Composite step-graded collector of InP/InGaAs/lnP DHBT for minimised carrier blocking | |
dc.contributor.author | Chor, E.F. | |
dc.contributor.author | Peng, C.J. | |
dc.date.accessioned | 2014-10-07T02:56:20Z | |
dc.date.available | 2014-10-07T02:56:20Z | |
dc.date.issued | 1996-07-18 | |
dc.identifier.citation | Chor, E.F.,Peng, C.J. (1996-07-18). Composite step-graded collector of InP/InGaAs/lnP DHBT for minimised carrier blocking. Electronics Letters 32 (15) : 1409-1410. ScholarBank@NUS Repository. | |
dc.identifier.issn | 00135194 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/80330 | |
dc.description.abstract | A composite step-graded collector of InP/InGaAs/InP DHBT has been investigated for minimised carrier blocking. The optimised collector has the following sub-layers: a 100Å n- InGaAs layer; three 200Å n- InGaAsP layers; and a 100Å, n = 3 × 1017cm-3 InP layer, and the rest are n- InP. The InGaAsP layers should be chosen to give approximately equal band offset at the heterointerfaces. | |
dc.source | Scopus | |
dc.subject | Heterojunction bipolar transistors | |
dc.subject | Semiconductor devices | |
dc.type | Article | |
dc.contributor.department | ELECTRICAL ENGINEERING | |
dc.description.sourcetitle | Electronics Letters | |
dc.description.volume | 32 | |
dc.description.issue | 15 | |
dc.description.page | 1409-1410 | |
dc.description.coden | ELLEA | |
dc.identifier.isiut | NOT_IN_WOS | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.