Please use this identifier to cite or link to this item: https://scholarbank.nus.edu.sg/handle/10635/73407
DC FieldValue
dc.titleEffect of wafer level packaging, silicon substrate and board material on gigabit board-silicon-board data transmission
dc.contributor.authorKim, W.
dc.contributor.authorMadhavan, R.
dc.contributor.authorMao, J.
dc.contributor.authorChoi, J.
dc.contributor.authorChoi, S.
dc.contributor.authorRavi, D.
dc.contributor.authorSundaram, V.
dc.contributor.authorSankararaman, S.
dc.contributor.authorGupta, P.
dc.contributor.authorZhang, Z.
dc.contributor.authorLo, G.
dc.contributor.authorSwaminathan, M.
dc.contributor.authorTummala, R.
dc.contributor.authorSitaraman, S.
dc.contributor.authorWong, C.P.
dc.contributor.authorIyer, M.
dc.contributor.authorRotaru, M.
dc.contributor.authorTay, A.
dc.date.accessioned2014-06-19T05:34:44Z
dc.date.available2014-06-19T05:34:44Z
dc.date.issued2004
dc.identifier.citationKim, W.,Madhavan, R.,Mao, J.,Choi, J.,Choi, S.,Ravi, D.,Sundaram, V.,Sankararaman, S.,Gupta, P.,Zhang, Z.,Lo, G.,Swaminathan, M.,Tummala, R.,Sitaraman, S.,Wong, C.P.,Iyer, M.,Rotaru, M.,Tay, A. (2004). Effect of wafer level packaging, silicon substrate and board material on gigabit board-silicon-board data transmission. Proceedings - Electronic Components and Technology Conference 2 : 1506-1512. ScholarBank@NUS Repository.
dc.identifier.issn05695503
dc.identifier.urihttp://scholarbank.nus.edu.sg/handle/10635/73407
dc.description.abstractThis paper discusses the effect of wafer level packaging, silicon substrate, and board material on gigabit data transmission. A test vehicle consisting of a co-planar silicon transmission line, two board transmission lines and wafer level packaging was used for evaluation. A silicon substrate with 100 Ω-cm resistivity was compared with a silicon substrate with 2000 Ω-cm resistivity to investigate the effect of silicon substrate on gigabit data transmission. For board transmission lines, six board materials such as Ciba thin film, Vialux from Dupont, FR4, Hitachi MCL-LX67, Nelco N4000-12, and APPE were compared to investigate the effect of board material. For wafer-level packaging, solder bumps with 50um diameter and 100um pitch were used, and the effect of parasitic capacitance in the solder bumps on gigabit data transmission was investigated. For the accurate simulation of the test vehicle in the time domain, a TDR characterization method and non-physical RLGC models for lossy transmission lines were used to characterize board and silicon transmission lines. This paper shows that better signal integrity in the test vehicle cannot be achieved only by using lower loss material, but also requires low parasitic capacitance for gigabit data transmission.
dc.sourceScopus
dc.typeConference Paper
dc.contributor.departmentMECHANICAL ENGINEERING
dc.description.sourcetitleProceedings - Electronic Components and Technology Conference
dc.description.volume2
dc.description.page1506-1512
dc.description.codenPECCA
dc.identifier.isiutNOT_IN_WOS
Appears in Collections:Staff Publications

Show simple item record
Files in This Item:
There are no files associated with this item.

Page view(s)

98
checked on Jul 15, 2021

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.