Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/72480
DC Field | Value | |
---|---|---|
dc.title | Analysis and design of power factor correction using half bridge boost topology | |
dc.contributor.author | Srinivasan, Ramesh | |
dc.contributor.author | Oruganti, Ramesh | |
dc.date.accessioned | 2014-06-19T05:08:32Z | |
dc.date.available | 2014-06-19T05:08:32Z | |
dc.date.issued | 1997 | |
dc.identifier.citation | Srinivasan, Ramesh,Oruganti, Ramesh (1997). Analysis and design of power factor correction using half bridge boost topology. Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC 1 : 489-499. ScholarBank@NUS Repository. | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/72480 | |
dc.description.abstract | A single phase, high efficiency, and near-unity power factor half-bridge boost converter circuit, which has been proposed earlier by other researchers, is presented with detailed analysis. Though this converter is capable of operating under variable power factor, the focus of this paper is in achieving unity power factor operation only. The efficiency of this circuit is high because there is only one series semiconductor on-state voltage drop at any instant. The existence of an imbalance in the voltages of the two dc link capacitors, which was noted before, is confirmed here. The cause of the imbalance is analyzed using appropriate models, and a control method to eliminate it is discussed in detail. Analysis and design considerations for the power circuit using the fixed band hysteresis current control technique are provided. The analytical results are verified through simulation using switched and averaged circuit models of the scheme and also through experimental work. At 90V ac input and 300W, 300V output, the experimental prototype demonstrates an efficiency of 96% and a power factor of 0.998. This converter, with its relatively high dc output voltage, is well suited for 110V utility supply system. A circuit modification for universal input voltage range operation is also suggested. | |
dc.source | Scopus | |
dc.type | Conference Paper | |
dc.contributor.department | ELECTRICAL ENGINEERING | |
dc.description.sourcetitle | Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC | |
dc.description.volume | 1 | |
dc.description.page | 489-499 | |
dc.description.coden | CPAEE | |
dc.identifier.isiut | NOT_IN_WOS | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.