Please use this identifier to cite or link to this item:
DC FieldValue
dc.titlesFPGA2 - A scalable gals FPGA architecture and design methodology
dc.contributor.authorSyed, R.
dc.contributor.authorChen, X.
dc.contributor.authorHa, Y.
dc.contributor.authorVeeravalli, B.
dc.identifier.citationSyed, R., Chen, X., Ha, Y., Veeravalli, B. (2009). sFPGA2 - A scalable gals FPGA architecture and design methodology. FPL 09: 19th International Conference on Field Programmable Logic and Applications : 314-319. ScholarBank@NUS Repository.
dc.description.abstractThe interconnection networks used by current fine grain FPGAs are not scalable for very big array sizes. To address this issue, we apply the GALS (Globally Asynchronous and Locally Synchronous) paradigm to build scalable FPGAs. The logic resources are divided into locally synchronous tiles and asynchronous communications among different tiles. To route the asynchronous communications, we build a serial network-on-chip. Targeting streaming applications, we propose a design flow that maps user applications to our new FPGA architecture. To validate our architecture and design flow, we build an emulation prototype and develop a JPEG baseline encoder as the case study. We have successfully demonstrated the concept and predict a maximum frequency of 224MHz for designs mapping to sFPGA2 architecture. ©2009 IEEE.
dc.typeConference Paper
dc.contributor.departmentELECTRICAL & COMPUTER ENGINEERING
dc.description.sourcetitleFPL 09: 19th International Conference on Field Programmable Logic and Applications
Appears in Collections:Staff Publications

Show simple item record
Files in This Item:
There are no files associated with this item.

Page view(s)

checked on Mar 1, 2021

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.