Please use this identifier to cite or link to this item:
https://doi.org/10.1149/1.3115534
DC Field | Value | |
---|---|---|
dc.title | Arrayed Si/SiGe nanowire heterostructure formation via Au-catalyzed wet chemical etching method | |
dc.contributor.author | Wang, X. | |
dc.contributor.author | Pey, K.L. | |
dc.contributor.author | Choi, W.K. | |
dc.contributor.author | Ho, C.K.F. | |
dc.contributor.author | Fitzgerald, E. | |
dc.contributor.author | Antoniadis, D. | |
dc.date.accessioned | 2014-06-19T03:00:48Z | |
dc.date.available | 2014-06-19T03:00:48Z | |
dc.date.issued | 2009 | |
dc.identifier.citation | Wang, X.,Pey, K.L.,Choi, W.K.,Ho, C.K.F.,Fitzgerald, E.,Antoniadis, D. (2009). Arrayed Si/SiGe nanowire heterostructure formation via Au-catalyzed wet chemical etching method. ECS Transactions 16 (25) : 147-153. ScholarBank@NUS Repository. <a href="https://doi.org/10.1149/1.3115534" target="_blank">https://doi.org/10.1149/1.3115534</a> | |
dc.identifier.isbn | 9781615672998 | |
dc.identifier.issn | 19385862 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/69448 | |
dc.description.abstract | Aligned Si/SiGe nanowire heterostructures have been formed using Au-assisted top-down chemical etching method combined with nanosphere lithography. Since the nanowires are formed from the as-grown films, the heterostructures along the axial axis of the formed nanowires, i.e. axial heterostructures, are replica of the grown layered film structure. Thus SiGe nanowire heterostructures can be readily formed along the axis using an as-grown heterostructured film. By applying a nanosphere lithography technique, the space, diameter, and density of the nanowires can be controlled and readily formed at specifically defined area. Because of the flexibility and simplicity of this method, nanowires with embedded junctions of different doping characteristics and Si/Ge concentrations can be fabricated easily. Si and its Ge alloy nanowires and one dimensional heterostructures formed using this method may have great potential for vertical logic, photovoltaic and memory device applications. ©The Electrochemical Society. | |
dc.description.uri | http://libproxy1.nus.edu.sg/login?url=http://dx.doi.org/10.1149/1.3115534 | |
dc.source | Scopus | |
dc.type | Conference Paper | |
dc.contributor.department | ELECTRICAL & COMPUTER ENGINEERING | |
dc.description.doi | 10.1149/1.3115534 | |
dc.description.sourcetitle | ECS Transactions | |
dc.description.volume | 16 | |
dc.description.issue | 25 | |
dc.description.page | 147-153 | |
dc.identifier.isiut | NOT_IN_WOS | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.