Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/62784
DC Field | Value | |
---|---|---|
dc.title | Single-phase parallel power processing scheme with power factor control | |
dc.contributor.author | Srinivasan, R. | |
dc.contributor.author | Oruganti, R. | |
dc.date.accessioned | 2014-06-17T06:54:49Z | |
dc.date.available | 2014-06-17T06:54:49Z | |
dc.date.issued | 1996 | |
dc.identifier.citation | Srinivasan, R.,Oruganti, R. (1996). Single-phase parallel power processing scheme with power factor control. International Journal of Electronics 80 (2) : 291-306. ScholarBank@NUS Repository. | |
dc.identifier.issn | 00207217 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/62784 | |
dc.description.abstract | With the enforcement of agency standards such as IEC-555-2 for the harmonic components of the input line current, conventional single phase AC to DC power converters with a rectifier-capacitor type input interface can no longer be used in switch-mode power supplies except for power levels below 75 W. As a result, several alternative AC to DC converters, called Power Factor Corrected (PFC) converters, meeting the agency requirements have been proposed. Most of these achieve near sinusoidal input current irrespective of power levels. However, for lower power levels (<600 W) IEC-555-2 does not require a sinusoidal input current. Realizing this, in this paper a parallel power processing scheme is proposed. Here, a conventional offline converter is paralleled with a PFC converter, resulting in less overall power handled and thus in improved efficiency. Excellent output dynamics are achieved by two control methods (Method 1 and Method 2). Method 1 proposes cancelling the second harmonic (100 Hz) current component injected into the output capacitor by the PFC converter. The input harmonic performance was improved further in Method 2, which may be viewed as a modification of Method 1. SABER simulation using both the switched model and an averaged model are utilized to confirm the anticipated good performance of the proposed scheme. © 1996 Taylor & Francis Ltd. | |
dc.source | Scopus | |
dc.type | Article | |
dc.contributor.department | ELECTRICAL ENGINEERING | |
dc.description.sourcetitle | International Journal of Electronics | |
dc.description.volume | 80 | |
dc.description.issue | 2 | |
dc.description.page | 291-306 | |
dc.description.coden | IJELA | |
dc.identifier.isiut | NOT_IN_WOS | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.