Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/62388
DC Field | Value | |
---|---|---|
dc.title | Logarithmic time dependence of pMOSFET degradation observed from gate capacitance | |
dc.contributor.author | Ling, C.H. | |
dc.contributor.author | Yeow, Y.T. | |
dc.contributor.author | Ah, L.K. | |
dc.contributor.author | Yung, W.H. | |
dc.contributor.author | Choi, W.K. | |
dc.date.accessioned | 2014-06-17T06:50:30Z | |
dc.date.available | 2014-06-17T06:50:30Z | |
dc.date.issued | 1993-01-01 | |
dc.identifier.citation | Ling, C.H.,Yeow, Y.T.,Ah, L.K.,Yung, W.H.,Choi, W.K. (1993-01-01). Logarithmic time dependence of pMOSFET degradation observed from gate capacitance. Electronics Letters 29 (4) : 418-420. ScholarBank@NUS Repository. | |
dc.identifier.issn | 00135194 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/62388 | |
dc.description.abstract | Hot-carrier degradation in pMOSFETs is observed from an increase in gate overlap capacitance, due to trapped electrons in the gate oxide inverting a portion of the channel near the stressed junction. Logarithmic time growth of the overlap capacitance, and hence of the trapped charge, is reported. | |
dc.source | Scopus | |
dc.type | Article | |
dc.contributor.department | ELECTRICAL ENGINEERING | |
dc.description.sourcetitle | Electronics Letters | |
dc.description.volume | 29 | |
dc.description.issue | 4 | |
dc.description.page | 418-420 | |
dc.description.coden | ELLEA | |
dc.identifier.isiut | NOT_IN_WOS | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.