Please use this identifier to cite or link to this item:
https://doi.org/10.1063/1.2267663
DC Field | Value | |
---|---|---|
dc.title | High quality silicon-germanium-on-insulator wafers fabricated using cyclical thermal oxidation and annealing | |
dc.contributor.author | Wang, G.H. | |
dc.contributor.author | Toh, E.-H. | |
dc.contributor.author | Foo, Y.-L. | |
dc.contributor.author | Tung, C.-H. | |
dc.contributor.author | Choy, S.-F. | |
dc.contributor.author | Samudra, G. | |
dc.contributor.author | Yeo, Y.-C. | |
dc.date.accessioned | 2014-06-17T02:51:48Z | |
dc.date.available | 2014-06-17T02:51:48Z | |
dc.date.issued | 2006 | |
dc.identifier.citation | Wang, G.H., Toh, E.-H., Foo, Y.-L., Tung, C.-H., Choy, S.-F., Samudra, G., Yeo, Y.-C. (2006). High quality silicon-germanium-on-insulator wafers fabricated using cyclical thermal oxidation and annealing. Applied Physics Letters 89 (5) : -. ScholarBank@NUS Repository. https://doi.org/10.1063/1.2267663 | |
dc.identifier.issn | 00036951 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/56193 | |
dc.description.abstract | An improved fabrication scheme for forming strained SiGe on insulator (SGOI) is demonstrated. Cyclical thermal oxidation and annealing (CTOA) process is introduced to mitigate issues associated with surface roughening and nonuniformity due to increased germanium (Ge) content during SiGe oxidation. Annealing in an inert ambient can be introduced between each oxidation phase to homogenize the Ge content. The root-mean-square surface roughness of the SGOI layer is evaluated to be 0.41 nm. With CTOA, a high quality SGOI substrate is obtained. This technique is promising for the fabrication of dislocation-free SGOI layers for applications in high mobility metal-oxide-semiconductor field-effect transistors. © 2006 American Institute of Physics. | |
dc.description.uri | http://libproxy1.nus.edu.sg/login?url=http://dx.doi.org/10.1063/1.2267663 | |
dc.source | Scopus | |
dc.type | Article | |
dc.contributor.department | ELECTRICAL & COMPUTER ENGINEERING | |
dc.description.doi | 10.1063/1.2267663 | |
dc.description.sourcetitle | Applied Physics Letters | |
dc.description.volume | 89 | |
dc.description.issue | 5 | |
dc.description.page | - | |
dc.description.coden | APPLA | |
dc.identifier.isiut | 000239520200081 | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.