Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/41602
DC Field | Value | |
---|---|---|
dc.title | Satisfying real-time constraints with custom instructions | |
dc.contributor.author | Yu, P. | |
dc.contributor.author | Mitra, T. | |
dc.date.accessioned | 2013-07-04T08:31:22Z | |
dc.date.available | 2013-07-04T08:31:22Z | |
dc.date.issued | 2005 | |
dc.identifier.citation | Yu, P., Mitra, T. (2005). Satisfying real-time constraints with custom instructions. CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis : 166-171. ScholarBank@NUS Repository. | |
dc.identifier.isbn | 1595931619 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/41602 | |
dc.description.abstract | Instruction-set extensible processors allow an existing processor core to be extended with application-specific custom instructions. In this paper, we explore a novel application of instruction-set extensions to meet timing constraints in real-time embedded systems. In order to satisfy real-time constraints, the worst-case execution time (WCET) of a task should be reduced as opposed to its average-case execution time. Unfortunately, existing custom instruction selection techniques based on average-case profile information may not reduce a task's WCET. We first develop an Integer Linear Programming (ILP) formulation to choose optimal instruction-set extensions for reducing the WCET. However, ILP solutions for this problem are often too expensive to compute. Therefore, we also propose an efficient and scalable heuristic that obtains quite close to the optimal results. Experiment results indicate that suitable choice of custom instructions can reduce the WCET of our benchmark programs by as much as 42% (23.5% on an average). Copyright 2005 ACM. | |
dc.source | Scopus | |
dc.subject | Customizable processors | |
dc.subject | Instruction-set extensions | |
dc.subject | Real-time systems | |
dc.subject | Worst-case execution time | |
dc.type | Conference Paper | |
dc.contributor.department | COMPUTER SCIENCE | |
dc.description.sourcetitle | CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis | |
dc.description.page | 166-171 | |
dc.identifier.isiut | NOT_IN_WOS | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.