Please use this identifier to cite or link to this item: https://doi.org/10.1038/s41598-017-16604-x
DC FieldValue
dc.titleOn-chip integrated vertically aligned carbon nanotube based super- and pseudocapacitors
dc.contributor.authorPitkänen, O
dc.contributor.authorJärvinen, T
dc.contributor.authorCheng, H
dc.contributor.authorLorite, G.S
dc.contributor.authorDombovari, A
dc.contributor.authorRieppo, L
dc.contributor.authorTalapatra, S
dc.contributor.authorDuong, H.M
dc.contributor.authorTóth, G
dc.contributor.authorJuhász, K.L
dc.contributor.authorKónya, Z
dc.contributor.authorKukovecz, A
dc.contributor.authorAjayan, P.M
dc.contributor.authorVajtai, R
dc.contributor.authorKordás, K
dc.date.accessioned2020-09-04T02:28:13Z
dc.date.available2020-09-04T02:28:13Z
dc.date.issued2017
dc.identifier.citationPitkänen, O, Järvinen, T, Cheng, H, Lorite, G.S, Dombovari, A, Rieppo, L, Talapatra, S, Duong, H.M, Tóth, G, Juhász, K.L, Kónya, Z, Kukovecz, A, Ajayan, P.M, Vajtai, R, Kordás, K (2017). On-chip integrated vertically aligned carbon nanotube based super- and pseudocapacitors. Scientific Reports 7 (1) : 16604. ScholarBank@NUS Repository. https://doi.org/10.1038/s41598-017-16604-x
dc.identifier.issn2045-2322
dc.identifier.urihttps://scholarbank.nus.edu.sg/handle/10635/174379
dc.description.abstractOn-chip energy storage and management will have transformative impacts in developing advanced electronic platforms with built-in energy needs for operation of integrated circuits driving a microprocessor. Though success in growing stand-alone energy storage elements such as electrochemical capacitors (super and pseusocapacitors) on a variety of substrates is a promising step towards this direction. In this work, on-chip energy storage is demonstrated using architectures of highly aligned vertical carbon nanotubes (CNTs) acting as supercapacitors, capable of providing large device capacitances. The efficiency of these structures is further increased by incorporating electrochemically active nanoparticles such as MnOx to form pseudocapacitive architectures thus enhancing device capacitance areal specific capacitance of 37 mF/cm2. The demonstrated on-chip integration is up and down-scalable, compatible with standard CMOS processes, and offers lightweight energy storage what is vital for portable and autonomous device operation with numerous advantages as compared to electronics built from discrete components. © 2017 The Author(s).
dc.publisherNature Publishing Group
dc.sourceUnpaywall 20200831
dc.typeArticle
dc.contributor.departmentMECHANICAL ENGINEERING
dc.description.doi10.1038/s41598-017-16604-x
dc.description.sourcetitleScientific Reports
dc.description.volume7
dc.description.issue1
dc.description.page16604
Appears in Collections:Elements
Staff Publications

Show simple item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
10_1038_s41598-017-16604-x.pdf2.35 MBAdobe PDF

OPEN

NoneView/Download

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.