https://scholarbank.nus.edu.sg/handle/10635/161044
Title: | Strain Engineering for Enhanced Transistor Performance | Authors: | ANG KAH WEE | Keywords: | Strain, Mobility, Silicon-Carbon (Si:C), Silicon-Germanium (SiGe), Source/Drain Stressor, MOSFET. | Issue Date: | 27-Feb-2008 | Citation: | ANG KAH WEE (2008-02-27). Strain Engineering for Enhanced Transistor Performance. ScholarBank@NUS Repository. | Abstract: | GEOMETRICAL SCALING OF CMOS TRANSISTORS INTO THE NANOSCALE REGIME FOR IMPROVEMENTS IN DEVICE PERFORMANCE AND INTEGRATED CIRCUIT DENSITY HAS MET IMMENSE CHALLENGES. TECHNOLOGICAL BARRIERS RELATED TO THE LIMITATIONS OF MATERIAL PROPERTIES AND PROCESS TECHNOLOGIES GENERALLY IMPEDE THE PROGRESS FOR FURTHER PERFORMANCE IMPROVEMENT. ALTERNATIVE APPROACHES TO ADDRESS THESE CHALLENGES HAVE TO BE PURSUED IN ORDER TO REALIZE THE FULL POTENTIAL OF CMOS DEVICES. FUNDAMENTAL CHANGES TO THE DEVICE STRUCTURES AND MATERIALS USED IN A CONVENTIONAL MOSFET COUPLED WITH THE ADOPTION OF NOVEL PROCESS TECHNOLOGIES ARE DEEMED TO HOLD GREAT PROMISES FOR THE EVOLUTION OF FUTURE CMOS TECHNOLOGIES. ENHANCING THE CARRIER TRANSPORT IN THE SILICON (SI) CHANNEL IS ONE SUCH PROMISING SOLUTION TO FURTHER EXTEND THE TRANSISTOR PERFORMANCE IN ADDITION TO DEVICE SCALING. CARRIER MOBILITY IN SILICON CAN BE ENHANCED BY STRAIN-INDUCED MODIFICATION OF THE ELECTRONIC BAND STRUCTURE. THROUGH THE INTRODUCTION OF APPROPRIATE |
URI: | https://scholarbank.nus.edu.sg/handle/10635/161044 |
Appears in Collections: | Ph.D Theses (Open) |
Show full item record
Files in This Item:
File | Description | Size | Format | Access Settings | Version | |
---|---|---|---|---|---|---|
Kah-Wee Ang_PhD_NUS_Strain Engineering for Enhanced Transistor Performance_2007.pdf | 4.94 MB | Adobe PDF | OPEN | None | View/Download |
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.