Please use this identifier to cite or link to this item: https://scholarbank.nus.edu.sg/handle/10635/138102
Title: PARTIALLY RECONFIGURABLE HETEROGENEOUS MULTI-PROCESSOR SYSTEMS ON-CHIP
Authors: NGUYEN DUY ANH TUAN
Keywords: fpga, partial reconfiguration, system-on-chip, design automation, floorplan, cloud
Issue Date: 22-Aug-2017
Citation: NGUYEN DUY ANH TUAN (2017-08-22). PARTIALLY RECONFIGURABLE HETEROGENEOUS MULTI-PROCESSOR SYSTEMS ON-CHIP. ScholarBank@NUS Repository.
Abstract: FPGA-based Heterogeneous Multiprocessor Systems-on-Chip (HMPSoCs) are becoming popular for high performance embedded systems because of their powerful computational ability and flexible architecture to adapt to unexpected changes. However, with the insatiable demands of supporting an extensive range of applications beyond the limited resources of FPGA chip and shorter time-to-market, partially reconfigurable (PR) FPGA architectures turn out to be the promising solutions. The ultimate objective of this thesis is to facilitate the PR design process by providing a flexible framework with design automation tools. The researchers and engineers are free to focus more on high-level system optimizations and application implementations to widen the adoption of PR in the FPGA design world.
URI: http://scholarbank.nus.edu.sg/handle/10635/138102
Appears in Collections:Ph.D Theses (Open)

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
thesis.pdf10.55 MBAdobe PDF

OPEN

NoneView/Download

Page view(s)

72
checked on Jul 10, 2020

Download(s)

8
checked on Jul 10, 2020

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.