Please use this identifier to cite or link to this item: https://doi.org/10.1109/LED.2007.902086
Title: Border-trap characterization in high-κ strained-Si MOSFETs
Authors: Maji, D.
Duttagupta, S.P.
Rao, V.R.
Yeo, C.C.
Cho, B.-J. 
Keywords: 1/f noise
Border traps
Charge pumping
Hysteresis
Interface trapping
Strained-Si
Issue Date: Aug-2007
Citation: Maji, D., Duttagupta, S.P., Rao, V.R., Yeo, C.C., Cho, B.-J. (2007-08). Border-trap characterization in high-κ strained-Si MOSFETs. IEEE Electron Device Letters 28 (8) : 731-733. ScholarBank@NUS Repository. https://doi.org/10.1109/LED.2007.902086
Abstract: In this letter, we focus on the border-trap characterization of TaN/ HfO2/Si and TaN/HfO2/strained-Si/Si0.8 Ge0.2 n-channel MOSFET devices. The equivalent oxide thickness for the gate dielectrics is 2 nm. Drain-current hysteresis method is used to characterize the border traps, and it is found that border traps are higher in the case of high-κ films on strained-Si/ Si0.8Ge0.2. These results are also verified by the 1/f-noise measurements. Possible reasons for the degraded interface quality of high-κ films on strained-Si are also proposed. © 2007 IEEE.
Source Title: IEEE Electron Device Letters
URI: http://scholarbank.nus.edu.sg/handle/10635/82018
ISSN: 07413106
DOI: 10.1109/LED.2007.902086
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

SCOPUSTM   
Citations

11
checked on Dec 19, 2018

WEB OF SCIENCETM
Citations

10
checked on Dec 19, 2018

Page view(s)

42
checked on Dec 15, 2018

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.