Please use this identifier to cite or link to this item:
|Title:||Role of velocity saturation in the switching delay of an R-C loaded inverter|
|Authors:||Samudra, Ganesh |
Lee, Teng Kiat
Arora, Vijay K.
|Citation:||Samudra, Ganesh, Yong, Alan, Lee, Teng Kiat, Arora, Vijay K. (1994-05). Role of velocity saturation in the switching delay of an R-C loaded inverter. Semiconductor Science and Technology 9 (5) : 1108-1116. ScholarBank@NUS Repository. https://doi.org/10.1088/0268-1242/9/5/016|
|Abstract:||Exact analytical expressions for the switching delay of an inverter driving an RC load, taking into account the velocity saturation, are obtained. Modified expressions to include the effect of source resistance are then presented. Owing to the limitation on switching current imposed by the velocity saturation mechanism, the switching delay is substantially increased for identical width-to-length ratios of the MOSFET in a complementary MOS logic circuit. Obviously, it is important to increase the saturation velocity by miniband engineering or otherwise to improve the performance. However, it is found that the improvements in the time delay are marginal after a saturation velocity of 2.4×107 cm s-1 is reached. The effect of technologies aimed at circumventing the hot-electron and other deleterious effects is a longer delay time of the circuit due to increased series resistance. However, the effect of increased series resistance is substantially damped due to velocity saturation. These results are particularly important in designing CMOS circuits with submicrometre MOSFET dimensions.|
|Source Title:||Semiconductor Science and Technology|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Sep 19, 2018
WEB OF SCIENCETM
checked on Sep 10, 2018
checked on Sep 21, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.