Please use this identifier to cite or link to this item:
|Title:||Electron trapping and interface state generation in PMOSFET's: Results from gate capacitance|
|Citation:||Ling, C.H. (1993-10-01). Electron trapping and interface state generation in PMOSFET's: Results from gate capacitance. Japanese Journal of Applied Physics, Part 2: Letters 32 (10 A) : L1371-L1373. ScholarBank@NUS Repository.|
|Abstract:||Significant generation of hot-carrier induced donor and acceptor interface states in PMOSFET's is observed for the first time from gate-to-drain capacitance Cgd* s. Plotting the change ΔCgd* s against gate bias reveals two peaks, attributed to donor and acceptor states. A voltage on the drain displaces the donor peak by approximately the amount of the applied voltage, but the acceptor peak shifts by a fixed amount.|
|Source Title:||Japanese Journal of Applied Physics, Part 2: Letters|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Feb 9, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.