Please use this identifier to cite or link to this item:
|Title:||RAPIDITAS: RAPId design-space-exploration incorporating trace-based analysis and simulation|
|Keywords:||Design space exploration|
|Citation:||Singh, A.K., Das, A., Kumar, A. (2013). RAPIDITAS: RAPId design-space-exploration incorporating trace-based analysis and simulation. Proceedings - 16th Euromicro Conference on Digital System Design, DSD 2013 : 836-843. ScholarBank@NUS Repository. https://doi.org/10.1109/DSD.2013.93|
|Abstract:||Simulation-based Design Space Exploration (DSE) to evaluate all possible mappings for a given application and Multiprocessor-System-on-Chip (MPSoC) platform is computationally costly for large problems. Even using efficient exploration methodologies to evaluate the mappings cannot overcome the evaluation time bottleneck. This paper presents a novel DSE methodology that analyzes the execution trace to prune the vast design space. Simulations are employed only on the pruned design points (mappings), hence reducing the number of simulations. The methodology performs iterative exploration and provides premier mappings requiring different number of processors, which can be used at run-time subject to desired performance and available platform processors. We evaluate our methodology by using models of real-life multimedia applications and demonstrate that the DSE time is reduced by 72% while generating high quality mappings. © 2013 IEEE.|
|Source Title:||Proceedings - 16th Euromicro Conference on Digital System Design, DSD 2013|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Jul 12, 2018
WEB OF SCIENCETM
checked on Jun 5, 2018
checked on Jul 6, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.