Please use this identifier to cite or link to this item:
|Title:||Design and implementation of multiple addresses parallel transmission architecture for storage area network|
|Source:||Meng, B.,Khoo, P.B.T.,Chong, T.C. (2003). Design and implementation of multiple addresses parallel transmission architecture for storage area network. Digest of Papers - IEEE Symposium on Mass Storage Systems : 67-71. ScholarBank@NUS Repository.|
|Abstract:||In this paper, we present a parallel transmission architecture for SAN. By using two schedulers on the destination and source addresses of packets, the load of multiple data flows between multiple devices can be balanced in an asymmetrical topology without using special hardware. The SAN performance could be scaled flexibly and additional fault tolerance feature is provided. The load balancing algorithms we provide can be easily implemented and the computation is efficient enough for high-speed transmission.|
|Source Title:||Digest of Papers - IEEE Symposium on Mass Storage Systems|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Dec 16, 2017
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.