Please use this identifier to cite or link to this item: http://scholarbank.nus.edu.sg/handle/10635/62927
Title: Via design optimization for high speed device packaging
Authors: Low, Hong-Guan
Iyer, Mahadevan K. 
Ooi, Ban-Leong 
Leong, Mook-Seng 
Issue Date: 1998
Source: Low, Hong-Guan,Iyer, Mahadevan K.,Ooi, Ban-Leong,Leong, Mook-Seng (1998). Via design optimization for high speed device packaging. Proceedings of the Electronic Packaging Technology Conference, EPTC : 112-118. ScholarBank@NUS Repository.
Abstract: This paper presents the design and electrical characterization of a circular via hole applied to single and multi chip modules. A typical strip line-to-strip line configuration incorporating the via hole is designed, modelled and simulated using a Mixed-Potential-Integration-Equation (MPIE)-based Field Solver, Maxwell Strata. This configuration is modelled on practical user-defined transmission line structure consisting of conductors and of finite conductivity. We investigated the effects of three critical parameters, via hole diameter, ground plane opening and via height on the frequency response. It is found that the via hole diameter should be minimized while the other two parameters should be maximized for better performance. This paper thus provides an useful optimization criteria of circular vias, given the practical limitations of manufacturing technologies.
Source Title: Proceedings of the Electronic Packaging Technology Conference, EPTC
URI: http://scholarbank.nus.edu.sg/handle/10635/62927
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

Page view(s)

35
checked on Dec 8, 2017

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.