Please use this identifier to cite or link to this item:
Title: Determination of LDD MOSFET drain resistance from device simulation
Authors: Samudra, G.S. 
Seah, B.P.
Ling, C.H. 
Issue Date: May-1996
Citation: Samudra, G.S., Seah, B.P., Ling, C.H. (1996-05). Determination of LDD MOSFET drain resistance from device simulation. Solid-State Electronics 39 (5) : 753-758. ScholarBank@NUS Repository.
Abstract: A simple, efficient and accurate technique for the determination of the drain resistance of LDD MOSFETs, using a two-dimensional device simulator, is presented. This method does not require the artificial introduction of constraints that would alter the normal operating conditions and geometry of the device. Comparison is made with a more elaborate technique, where the drain region is modelled as a network of resistances. For an appropriately chosen mesh size, good agreement to within 10% has been achieved for the two techniques. In terms of computational labour, the simple technique enjoys at least an order of magnitude advantage compared with the more elaborate model. The two techniques have also been used to study the dependence of the drain resistance on the gate and the drain bias, and to establish the accuracy over a broad bias range. An estimate is also made of the degradation of the drain resistance due to hot-carrier stress.
Source Title: Solid-State Electronics
ISSN: 00381101
DOI: 10.1016/0038-1101(95)00394-0
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.


checked on Oct 23, 2018


checked on Oct 23, 2018

Page view(s)

checked on Oct 20, 2018

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.