Please use this identifier to cite or link to this item:
|Title:||Bus-aware multicore WCET analysis through TDMA offset bounds|
|Citation:||Kelter, T., Falk, H., Marwedel, P., Chattopadhyay, S., Roychoudhury, A. (2011). Bus-aware multicore WCET analysis through TDMA offset bounds. Proceedings - Euromicro Conference on Real-Time Systems : 3-12. ScholarBank@NUS Repository. https://doi.org/10.1109/ECRTS.2011.9|
|Abstract:||In the domain of real-time systems, the analysis of the timing behavior of programs is crucial for guaranteeing the schedulability and thus the safeness of a system. Static analyses of the WCET (Worst-Case Execution Time) have proven to be a key element for timing analysis, as they provide safe upper bounds on a program's execution time. For single-core systems, industrial-strength WCET analyzers are already available, but up to now, only first proposals have been made to analyze the WCET in multicore systems, where the different cores may interfere during the access to shared resources. An important example for this are shared buses which connect the cores to a shared main memory. The time to gain access to the shared bus may vary significantly, depending on the used bus arbitration protocol and the access timings. In this paper, we propose a new technique for analyzing the duration of accesses to shared buses. We implemented a prototype tool which uses the new analysis and tested it on a set of real world benchmarks. Results demonstrate that our analysis achieves the same precision as the best existing approach while drastically outperforming it in matters of analysis time. © 2011 IEEE.|
|Source Title:||Proceedings - Euromicro Conference on Real-Time Systems|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Aug 16, 2018
WEB OF SCIENCETM
checked on Jul 16, 2018
checked on Aug 17, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.