Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/41392
Title: | Compiler orchestrated prefetching via speculation and predication | Authors: | Rabbah, R.M. Sandanagobalane, H. Ekpanyapong, M. Wong, W.-F. |
Keywords: | Precomputation Predicated execution Prefetching Speculation |
Issue Date: | 2004 | Citation: | Rabbah, R.M.,Sandanagobalane, H.,Ekpanyapong, M.,Wong, W.-F. (2004). Compiler orchestrated prefetching via speculation and predication. ACM SIGPLAN Notices 39 (11) : 189-198. ScholarBank@NUS Repository. | Abstract: | This paper introduces a compiler-orchestrated prefetching system as a unified framework geared toward ameliorating the gap between processing speeds and memory access latencies. We focus the scope of the optimization on specific subsets of the program dependence graph that succinctly characterize the memory access pattern of both regular array-based applications and irregular pointer-intensive programs. We illustrate how program embedded precomputation via speculative execution can accurately predict and effectively prefetch future memory references with negligible overhead. The proposed techniques reduce the total running time of seven SPEC benchmarks and two OLDEN benchmarks by 27% on an Itanium 2 processor. The improvements are in addition to several state-of-the-art optimizations including software pipelining and data prefetching. In addition, we use cycle-accurate simulations to identify important and lightweight architectural innovations that further mitigate the memory system bottleneck. In particular, we focus on the notoriously challenging class of pointer-chasing applications, and demonstrate how they may benefit from a novel scheme of sentineled prefetching. Our results for twelve SPEC benchmarks demonstrate that 45% of the processor stalls that are caused by the memory system are avoidable. The techniques in this paper can effectively mask long memory latencies with little instruction overhead, and can readily contribute to the performance of processors today. | Source Title: | ACM SIGPLAN Notices | URI: | http://scholarbank.nus.edu.sg/handle/10635/41392 | ISSN: | 03621340 |
Appears in Collections: | Staff Publications |
Show full item record
Files in This Item:
There are no files associated with this item.
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.