Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/41218
| Title: | Design of clocked circuits using UML | Authors: | Sun, Z. Wong, W.-F. Zhu, Y. Pilakkat, S.K. |
Issue Date: | 2005 | Citation: | Sun, Z.,Wong, W.-F.,Zhu, Y.,Pilakkat, S.K. (2005). Design of clocked circuits using UML. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC 2 : 901-904. ScholarBank@NUS Repository. | Abstract: | Clocking is an essential component of any embedded system design. However, traditional design techniques are either short of clocking support or too complex for users. The Unified Modeling Language (UML) has been proposed as design tool in real time system design, but the clocking semantics has not been properly dealt with. In this paper, we will present our experience of using UML to design a clocked system. In particular, UML is used to model the digital down converter, an essential component of software radios. Our tool chain automatically generates the simulation as well as synthesizes the final implementation. © 2005 IEEE. | Source Title: | Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC | URI: | http://scholarbank.nus.edu.sg/handle/10635/41218 | ISBN: | 0780387368 |
| Appears in Collections: | Staff Publications |
Show full item record
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.