Please use this identifier to cite or link to this item: http://scholarbank.nus.edu.sg/handle/10635/32589
Title: Method to enhance global planarization of silicon oxide surface for IC device fabrication
Authors: SOO, CHOI PHENG
CHAN, LAP
Issue Date: 24-Apr-2001
Source: SOO, CHOI PHENG,CHAN, LAP (2001-04-24). Method to enhance global planarization of silicon oxide surface for IC device fabrication. ScholarBank@NUS Repository.
Abstract: A new method for planarizing silicon dioxide surfaces in semiconductor structures. Starting with a structure of an underlying layer (for instance a layer of metal lines) a layer of oxide is deposited and profiled by positive tone imaging. A layer of PPMS is deposited. Using the mask of the starting structure, the PPMS layer is exposed changing the PPMS to PPMSO in the exposed regions. The unexposed PPMS is removed, the PPMSO (unexposed regions of the PPMS) are planarized, this planarization can proceed to the point where no more PPMSO is present (the PPMSO "columns" are removed together with the intra-layer of patterned oxide). The surface thus created shows excellent planarity, this surface can be further planarized down to the top level of the underlying pattern, if it is desirable to do so.
URI: http://scholarbank.nus.edu.sg/handle/10635/32589
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
US6221560.PDF97.82 kBAdobe PDF

OPEN

PublishedView/Download

Page view(s)

113
checked on Dec 8, 2017

Download(s)

73
checked on Dec 8, 2017

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.