Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/13070
| Title: | Low-power instruction-caches design for embedded microprocessors | Authors: | ZHU XIAOPING | Keywords: | Cache, Memory, Low-power, Microprocessor, Reconfiguration | Issue Date: | 27-Jan-2008 | Citation: | ZHU XIAOPING (2008-01-27). Low-power instruction-caches design for embedded microprocessors. ScholarBank@NUS Repository. | Abstract: | Cache memories are widely used in modern microprocessors and usually constitute a big percentage of the chipb | URI: | http://scholarbank.nus.edu.sg/handle/10635/13070 |
| Appears in Collections: | Ph.D Theses (Open) |
Show full item record
Files in This Item:
| File | Description | Size | Format | Access Settings | Version | |
|---|---|---|---|---|---|---|
| MyThesis.pdf | 1.21 MB | Adobe PDF | OPEN | None | View/Download |
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.