Please use this identifier to cite or link to this item:
https://doi.org/10.1109/LED.2003.814011
DC Field | Value | |
---|---|---|
dc.title | High-energy tail electrons as the mechanism for the worst-case hot-carrier stress degradation of the deep submicrometer N-MOSFET | |
dc.contributor.author | Ang, D.S. | |
dc.contributor.author | Phua, T.W.H. | |
dc.contributor.author | Liao, H. | |
dc.contributor.author | Ling, C.H. | |
dc.date.accessioned | 2014-10-07T04:52:22Z | |
dc.date.available | 2014-10-07T04:52:22Z | |
dc.date.issued | 2003-07 | |
dc.identifier.citation | Ang, D.S., Phua, T.W.H., Liao, H., Ling, C.H. (2003-07). High-energy tail electrons as the mechanism for the worst-case hot-carrier stress degradation of the deep submicrometer N-MOSFET. IEEE Electron Device Letters 24 (7) : 469-471. ScholarBank@NUS Repository. https://doi.org/10.1109/LED.2003.814011 | |
dc.identifier.issn | 07413106 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/84411 | |
dc.description.abstract | Experimental evidence, based on sensitively modulating the concentration of the high-energy tail of the electron energy distribution, reveals an important trend in the mid-to-high gate stress voltage (Vg) regime, where device degradation is seen to continuously increase with the applied Vg, for a given drain stress voltage Vd. The shift in the worst-case degradation point from Vg ≈ Vd/2 to Vg = Vd, depicting an uncorrelated behavior with the substrate current, is caused by the injection of the high-energy tail electrons into the gate oxide, when the oxide field near the drain region becomes increasingly favorable as Vg approaches Vd. This letter offers an improved framework for understanding the worst-case hot-carrier stress degradation of deep submicrometer N-MOSFETs under low bias condition. | |
dc.description.uri | http://libproxy1.nus.edu.sg/login?url=http://dx.doi.org/10.1109/LED.2003.814011 | |
dc.source | Scopus | |
dc.subject | Charge pumping current | |
dc.subject | High-energy tail | |
dc.subject | Hot-carrier stress | |
dc.subject | Interface states | |
dc.subject | N-MOSFET | |
dc.type | Others | |
dc.contributor.department | ELECTRICAL & COMPUTER ENGINEERING | |
dc.description.doi | 10.1109/LED.2003.814011 | |
dc.description.sourcetitle | IEEE Electron Device Letters | |
dc.description.volume | 24 | |
dc.description.issue | 7 | |
dc.description.page | 469-471 | |
dc.description.coden | EDLED | |
dc.identifier.isiut | 000184454900017 | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.