Please use this identifier to cite or link to this item:
|Title:||Strained silicon-germanium-on-insulator n-channel transistor with silicon source and drain regions for performance enhancement||Authors:||Wang, G.H.
|Issue Date:||24-Apr-2007||Citation:||Wang, G.H., Toh, E.-H., Tung, C.-H., Du, A., Lo, G.-Q., Samudra, G., Yeo, Y.-C. (2007-04-24). Strained silicon-germanium-on-insulator n-channel transistor with silicon source and drain regions for performance enhancement. Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers 46 (4 B) : 2062-2066. ScholarBank@NUS Repository. https://doi.org/10.1143/JJAP.46.2062||Abstract:||We report the incorporation of lattice-mismatched source/drain (S/D) stressors for the formation of strained SiGe n-channel transistors with gate lengths LG down to 70 nm. The strained SiGe channel transistor features silicon S/D regions which are pseudomorphically grown by selective epitaxy. Lattice mismatch between the silicon S/D region and the SiGe channel was exploited to induce lateral tensile strain and vertical compressive strain in the channel, leading to enhancement in electron mobility. Experimental results on the strained SiGe n-channel transistors correlate well with stress simulations. Control devices with the lattice-matched SiGe S/D were also fabricated. At a gate length of 70 nm, the tensile strained-SiGe channel n-FET with Si S/D demonstrates 36% higher linear drain current and 20% higher saturation drive current over the control device. ©2007 The Japan Society of Applied Physics.||Source Title:||Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers||URI:||http://scholarbank.nus.edu.sg/handle/10635/83085||ISSN:||00214922||DOI:||10.1143/JJAP.46.2062|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.