Please use this identifier to cite or link to this item:
https://doi.org/10.1016/S0026-2692(99)00112-3
Title: | Simple modelling of device speed in double-gate SOI MOSFETs | Authors: | Rajendran, K. Samudra, G. |
Issue Date: | Apr-2000 | Citation: | Rajendran, K., Samudra, G. (2000-04). Simple modelling of device speed in double-gate SOI MOSFETs. Microelectronics Journal 31 (4) : 255-259. ScholarBank@NUS Repository. https://doi.org/10.1016/S0026-2692(99)00112-3 | Abstract: | A new simple and accurate model for device speed is proposed for the first time in double-gate SOI MOSFETs. Simulation studies are done with physical and electrical parameters. Experimental results are compared with the results predicted by the analytical model and good agreement is seen. A record maximum value of transconductance in DG-SOI MOSFETs is achieved (1350 ms/mm at Lg = 0.05 μm and Tsi = 50 nm). It has been observed analytically that device speed higher than 1×107 cm/s is possible in DG-SOI MOSFETs at a lower silicon thickness and substrate concentration at Lg≤0.35 μm by appropriate modelling of parameters. | Source Title: | Microelectronics Journal | URI: | http://scholarbank.nus.edu.sg/handle/10635/81163 | ISSN: | 00262692 | DOI: | 10.1016/S0026-2692(99)00112-3 |
Appears in Collections: | Staff Publications |
Show full item record
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.