Please use this identifier to cite or link to this item:
|Title:||Parallel and pipelined implementations of injected numerator lattice digital filters||Authors:||Lim, Y.C.||Issue Date:||Jul-1995||Citation:||Lim, Y.C. (1995-07). Parallel and pipelined implementations of injected numerator lattice digital filters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 42 (7) : 480-486. ScholarBank@NUS Repository. https://doi.org/10.1109/82.401173||Abstract:||Parallel and pipelined implementations are effective measures for improving the maximum permissible sampling rate of a digital filter if all the data required by the arithmetic units are immediately available on demand. This implies that parallel access to the data should be possible and that for any loop in the signal flow graph the total number of series delay elements should be at least equal to the total number of pipelined stages in that loop. In the conventional lattice form IIR digital filter, the feedback loops are single-delay loops. As a consequence, the conventional lattice form IIR filter does not benefit significantly from parallel and pipelined implementation scheme. In this paper, we introduce a new lattice form IIR filter structure where the number of delay elements in the loops can be set arbitrarily. This renders the new lattice form IIR filter amenable to parallel and pipelined implementation.||Source Title:||IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing||URI:||http://scholarbank.nus.edu.sg/handle/10635/80932||ISSN:||10577130||DOI:||10.1109/82.401173|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Jul 3, 2020
WEB OF SCIENCETM
checked on Jun 25, 2020
checked on Jun 28, 2020
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.