Please use this identifier to cite or link to this item:
|Title:||NEW PIPELINED VECTOR-REDUCTION ARITHMETIC UNIT FOR FIR FILTER IMPLEMENTATION.||Authors:||Lim, Y.C.||Issue Date:||Jul-1987||Citation:||Lim, Y.C. (1987-07). NEW PIPELINED VECTOR-REDUCTION ARITHMETIC UNIT FOR FIR FILTER IMPLEMENTATION.. IEE Proceedings E: Computers and Digital Techniques 134 (4) : 189-196. ScholarBank@NUS Repository.||Abstract:||In realizing an N-tap finite impulse-response (FIR) filter, N multiplications and N-1 additions must be performed during every sampling interval. The multiplication process can be pipelined easily because there is no recurrence. The (N-1)-port addition process is essentially a vector-reduction process with inherent recurrence and is a bottleneck of hardware utilization when implemented using a pipelined arithmetic unit. We present a new pipeline structure of implementing the multiport adder. For an arithmetic pipeline with M segments, our new design achieves the theoretical upper bound on hardware utilization provided that N greater than equivalent to (L plus 2)M minus 2**L** plus **1 where L equals Int (log//2(M)), the largest integer less than or equal to log**2(M). This pipeline structure is also useful in pipelined signal-processor design.||Source Title:||IEE Proceedings E: Computers and Digital Techniques||URI:||http://scholarbank.nus.edu.sg/handle/10635/80807||ISSN:||01437062|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Mar 29, 2020
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.