Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/72992
DC Field | Value | |
---|---|---|
dc.title | WLS algorithm for the design of low-delay quadrature mirror filter banks | |
dc.contributor.author | Goh, C.K. | |
dc.contributor.author | Lim, Y.C. | |
dc.date.accessioned | 2014-06-19T05:14:18Z | |
dc.date.available | 2014-06-19T05:14:18Z | |
dc.date.issued | 2000 | |
dc.identifier.citation | Goh, C.K.,Lim, Y.C. (2000). WLS algorithm for the design of low-delay quadrature mirror filter banks. Proceedings - IEEE International Symposium on Circuits and Systems 1 : I-615. ScholarBank@NUS Repository. | |
dc.identifier.issn | 02714310 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/72992 | |
dc.description.abstract | This paper presents a weighted least squares (WLS) algorithm for the design of low-delay quadrature mirror filter (QMF) banks with a prescribed number of zeros of the low-pass filter at ω = π: this is desirable when the filter bank is used for the wavelet decomposition of a signal. The algorithm needs only a few iterations to obtain a solution which optimizes the filter bank design problem in the weighted minimax sense. A design example is provided for illustration. | |
dc.source | Scopus | |
dc.type | Conference Paper | |
dc.contributor.department | ELECTRICAL ENGINEERING | |
dc.description.sourcetitle | Proceedings - IEEE International Symposium on Circuits and Systems | |
dc.description.volume | 1 | |
dc.description.page | I-615 | |
dc.description.coden | PICSD | |
dc.identifier.isiut | NOT_IN_WOS | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.