Please use this identifier to cite or link to this item:
|Title:||New multiple-function logic family||Authors:||Tan, Y.K.
|Issue Date:||1989||Citation:||Tan, Y.K.,Lim, Y.C.,Kwok, C.Y.,Ling, C.H. (1989). New multiple-function logic family. Proceedings - IEEE International Symposium on Circuits and Systems 2 : 965-968. ScholarBank@NUS Repository.||Abstract:||A novel technique is presented for the design of a multiple-function logic (MFL) circuit which generates several Boolean functions simultaneously and shares the transistors implementing the common subexpression of these Boolean functions. For certain circuits, this approach requires fewer transistors and reduces the gate delays compared with the conventional approach where the common subexpression is implemented as a new intermediate function, shared by other gates to generate the required outputs. The application of the technique to a CMOS domino logic 4-b carry-lookahead generator and an nMOS 1-of-8 decoder results in savings of 45.0% and 42.5%, respectively, in the number of transistors needed.||Source Title:||Proceedings - IEEE International Symposium on Circuits and Systems||URI:||http://scholarbank.nus.edu.sg/handle/10635/72792||ISSN:||02714310|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Dec 1, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.