Please use this identifier to cite or link to this item:
DC FieldValue
dc.titleCABAC HW encoder with RDO context management and MBIST capability
dc.contributor.authorTian, X.H.
dc.contributor.authorLe, T.M.
dc.contributor.authorTeo, H.C.
dc.contributor.authorHo, B.L.
dc.contributor.authorLian, Y.
dc.identifier.citationTian, X.H., Le, T.M., Teo, H.C., Ho, B.L., Lian, Y. (2007). CABAC HW encoder with RDO context management and MBIST capability. 2007 International Symposium on Integrated Circuits, ISIC : 236-239. ScholarBank@NUS Repository.
dc.description.abstractIn this paper, a Context-based Adaptive Binary Arithmetic Coding (CABAC) encoder architecture targeting H.264/AVC main profile is proposed. Pipeline structured encoder with FIFO buffers is designed to enhance coding efficiency, and coding speed of one symbol per cycle is achieved. Memory Built-In-Self-Test (MBIST) circuit is also implemented in the encoder to provide testability of memory blocks. A context managing mechanism that fully supports RDO coding of H.264/AVC encoder is also designed, which significantly reduces context memory cost and operation delay for context backup and restore. The encoder is equipped with WISHBONE system bus interface to enhance reusability and integratability. Synopsys DC synthesis results show that the encoder can work at 760 MHz in normal condition targeting 0.13μm CMOS process and the circuit occupies 27.1 K logic gates including 4.0K gates of MBIST circuit. © 2007 IEEE.
dc.typeConference Paper
dc.contributor.departmentELECTRICAL & COMPUTER ENGINEERING
dc.description.sourcetitle2007 International Symposium on Integrated Circuits, ISIC
Appears in Collections:Staff Publications

Show simple item record
Files in This Item:
There are no files associated with this item.

Page view(s)

checked on May 12, 2022

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.