Please use this identifier to cite or link to this item: https://doi.org/10.1109/RSP.2008.34
DC FieldValue
dc.titleASIP-controlled inverse integer transform for H.264/AVC compression
dc.contributor.authorNgo, N.T.
dc.contributor.authorDo, T.T.T.
dc.contributor.authorLe, T.M.
dc.contributor.authorKadam, Y.S.
dc.contributor.authorBermak, A.
dc.date.accessioned2014-06-19T03:00:50Z
dc.date.available2014-06-19T03:00:50Z
dc.date.issued2008
dc.identifier.citationNgo, N.T., Do, T.T.T., Le, T.M., Kadam, Y.S., Bermak, A. (2008). ASIP-controlled inverse integer transform for H.264/AVC compression. Proceedings The 19th IEEE/IFIP International Symposium on Rapid System Prototyping - Shortening the Path from Specification to Prototype, RSP 2008 : 158-164. ScholarBank@NUS Repository. https://doi.org/10.1109/RSP.2008.34
dc.identifier.isbn9780769531809
dc.identifier.urihttp://scholarbank.nus.edu.sg/handle/10635/69451
dc.description.abstractIn this paper, an Application-Specific Instruction Set Processor (ASIP) -controlled inverse integer transform IP block on a System-on-Chip (SoC) platform is proposed. The proposed design is implemented as an independently operated IP block connected to the ASIP via the Wishbone SoC bus. It features both 4×4 and 8×8 inverse integer transform with additional support for 2×2 and 4×4 Hadamard transforms of DC coefficients. Design portability can be achieved by using the open Wishbone standard for the system bus with a moderate increase in system area. The IP block is controlled by an ASIP which allows functional testability and design flexibility. Compared with existing designs in its class, the circuit area of this design is considerably minimal due to the embodiment of 4×4 circuit in the 8×8 circuit, while achieving a speed of 176MHz. © 2008 IEEE. DOI 10.1109/RSP.2008.34.
dc.description.urihttp://libproxy1.nus.edu.sg/login?url=http://dx.doi.org/10.1109/RSP.2008.34
dc.sourceScopus
dc.typeConference Paper
dc.contributor.departmentELECTRICAL & COMPUTER ENGINEERING
dc.description.doi10.1109/RSP.2008.34
dc.description.sourcetitleProceedings The 19th IEEE/IFIP International Symposium on Rapid System Prototyping - Shortening the Path from Specification to Prototype, RSP 2008
dc.description.page158-164
dc.identifier.isiut000257492300021
Appears in Collections:Staff Publications

Show simple item record
Files in This Item:
There are no files associated with this item.

SCOPUSTM   
Citations

7
checked on Jul 5, 2022

WEB OF SCIENCETM
Citations

4
checked on Jul 5, 2022

Page view(s)

148
checked on Jun 23, 2022

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.