Please use this identifier to cite or link to this item:
|Title:||A new delay line structure for switched capacitor (SC) circuits||Authors:||Zheng, H.Q.
|Issue Date:||2008||Citation:||Zheng, H.Q.,Lim, Y.C.,Xu, Y.P. (2008). A new delay line structure for switched capacitor (SC) circuits. International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT : 1741-1744. ScholarBank@NUS Repository. https://doi.org/10.1109/ICSICT.2008.4734890||Abstract:||A new delay line structure is proposed in this paper. The proposed delay line does not produce cumulative errors as a signal is transmitted along a conventional delay line. The application of the proposed delay line to the circuit design of FIR and IIR filter is described, and the simulation results of an IIR filter are presented. © 2008 IEEE.||Source Title:||International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT||URI:||http://scholarbank.nus.edu.sg/handle/10635/68917||ISBN:||9781424421855||DOI:||10.1109/ICSICT.2008.4734890|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Apr 20, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.