Please use this identifier to cite or link to this item:
|Title:||Towards a framework for system-level design of multiprocessor SoC platforms for media processing||Authors:||Chakraborty, S.||Issue Date:||2005||Citation:||Chakraborty, S. (2005). Towards a framework for system-level design of multiprocessor SoC platforms for media processing. Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors : 65-72. ScholarBank@NUS Repository.||Abstract:||Recently a number of "event-centric" models have been proposed for analyzing multimedia applications running on multiprocessor System-on-Chip (SoC) platforms. This has given shape to a general framework using which different timing and performance analysis questions can be answered in a single coherent manner. Central to this frame-work is a model for expressing the timing properties associated with different multimedia streams and a means for computing how these properties change as a stream gets successively processed by the different processors of a platform. In contrast to standard event models like periodic or sporadic, this model can accurately capture the data-dependent execution time variabilities associated multimedia tasks and the burstiness of on-chip traffic resulting from multimedia processing. In this paper we give a high-level view of this framework, describe setups which currently can be modelled using it, and identify possible directions in which this framework should be extended to make it more usable. © 2005 IEEE.||Source Title:||Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors||URI:||http://scholarbank.nus.edu.sg/handle/10635/40735||ISSN:||10636862|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on May 17, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.